Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csst-sims
csst_mci_sim
Commits
681eda39
Commit
681eda39
authored
Apr 13, 2024
by
Yan Zhaojun
Browse files
test
parent
33ff81af
Pipeline
#3998
passed with stage
in 0 seconds
Changes
1
Pipelines
1
Show whitespace changes
Inline
Side-by-side
tests/test_mci_sim.py
View file @
681eda39
"""
"""
Identifier:
ifs
_sim/tests/test_
ifs
_sim.py
Identifier:
mci
_sim/tests/test_
mci
_sim.py
Name: test_
ifs
_sim.py
Name: test_
mci
_sim.py
Description: Test
ifs
sim.
Description: Test
mci
sim.
Author: Zhaojun Yan
Author: Zhaojun Yan
Created: 2024-04-09
Created: 2024-04-09
Modified-History:
Modified-History:
...
@@ -44,7 +44,7 @@ class TestDemoFunction(unittest.TestCase):
...
@@ -44,7 +44,7 @@ class TestDemoFunction(unittest.TestCase):
csst_mci_sim
.
runMCIsim
(
sourcein
,
configfile
,
dir_path
,
1
)
csst_mci_sim
.
runMCIsim
(
sourcein
,
configfile
,
dir_path
,
1
)
self
.
assertEqual
(
self
.
assertEqual
(
1
,
1
,
0
,
1
,
"case 1: SCI sim passes."
,
"case 1: SCI sim passes."
,
)
)
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment