Skip to content
GitLab
Commit 7dd488e0 authored by Fang Yuedong's avatar Fang Yuedong
Browse files

change project_cycle to 9

parent 47c7a760
1 merge request!22add field distortion test
Show whitespace changes
Inline Side-by-side
Showing
with 2 additions and 2 deletions
+2 -2
config/config_overall.yaml
+ 1
- 1
View file @ 7dd488e0
...@@ -14,7 +14,7 @@ work_dir: "/public/home/fangyuedong/project/workplace/" ...@@ -14,7 +14,7 @@ work_dir: "/public/home/fangyuedong/project/workplace/"
run_name: "QSO_50sqdeg_test" run_name: "QSO_50sqdeg_test"
# Project cycle and run counter are used to name the outputs # Project cycle and run counter are used to name the outputs
project_cycle: 6 project_cycle: 9
run_counter: 1 run_counter: 1
# Run options # Run options
......
config/obs_config_SCI_WIDE_phot.yaml
+ 1
- 1
View file @ 7dd488e0
...@@ -63,7 +63,7 @@ call_sequence: ...@@ -63,7 +63,7 @@ call_sequence:
nonlinearity: {} nonlinearity: {}
# Apply CCD Saturation & Blooming # Apply CCD Saturation & Blooming
blooming: {} blooming: {}
# # Run CTE simulation # Run CTE simulation
CTE_effect: {} CTE_effect: {}
# Add prescan and overscan # Add prescan and overscan
prescan_overscan: {} prescan_overscan: {}
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment