Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csst-sims
csst_msc_sim
Commits
dc1acc82
Commit
dc1acc82
authored
May 12, 2024
by
Fang Yuedong
Browse files
fix typo in test_BF_CTE.py
parent
2c2dac03
Pipeline
#4507
failed with stage
in 0 seconds
Changes
1
Pipelines
1
Show whitespace changes
Inline
Side-by-side
tests/test_BF_CTE.py
View file @
dc1acc82
...
@@ -12,7 +12,7 @@ import yaml
...
@@ -12,7 +12,7 @@ import yaml
from
astropy.io
import
fits
from
astropy.io
import
fits
from
observation_sim.instruments
import
Chip
,
Filter
,
FilterParam
,
FocalPlane
from
observation_sim.instruments
import
Chip
,
Filter
,
FilterParam
,
FocalPlane
from
observation_sim.instruments.chip
import
chip_util
from
observation_sim.instruments.chip
import
chip_util
s
from
observation_sim.instruments.chip.libCTI.CTI_modeling
import
CTI_sim
from
observation_sim.instruments.chip.libCTI.CTI_modeling
import
CTI_sim
try
:
try
:
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment