Commit 7dd488e0 authored by Fang Yuedong's avatar Fang Yuedong
Browse files

change project_cycle to 9

parent 47c7a760

config/config_overall.yaml

+1 −1
Original line number Diff line number Diff line
@@ -14,7 +14,7 @@ work_dir: "/public/home/fangyuedong/project/workplace/" 
run_name: "QSO_50sqdeg_test"



# Project cycle and run counter are used to name the outputs

project_cycle: 6

project_cycle: 9

run_counter: 1



# Run options

config/obs_config_SCI_WIDE_phot.yaml

+1 −1
Original line number Diff line number Diff line
@@ -63,7 +63,7 @@ call_sequence: 
  nonlinearity: {}

  # Apply CCD Saturation & Blooming

  blooming: {}

  # # Run CTE simulation

  # Run CTE simulation

  CTE_effect: {}

  # Add prescan and overscan

  prescan_overscan: {}