Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Wu Jin
CSST simulation
Commits
5fe39b53
Commit
5fe39b53
authored
Dec 17, 2021
by
Fang Yuedong
Browse files
renaming
parent
c5298bda
Changes
1
Hide whitespace changes
Inline
Side-by-side
run_sim.py
View file @
5fe39b53
...
...
@@ -8,7 +8,7 @@ import yaml
import
gc
gc
.
enable
()
def
run
S
im
(
Catalog
):
def
run
_s
im
(
Catalog
):
"""
Main method for simulation call.
"""
...
...
@@ -59,7 +59,7 @@ def runSim(Catalog):
chips
=
config
[
"obs_setting"
][
"run_chips"
])
if
__name__
==
'__main__'
:
run
S
im
(
Catalog
=
Catalog_example
)
run
_s
im
(
Catalog
=
Catalog_example
)
# To run cycle-3 simulation
# from Catalog.C3Catalog import C3Catalog
# run
S
im(Catalog=C3Catalog)
# run
_s
im(Catalog=C3Catalog)
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment