Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csst-sims
csst_mci_sim
Commits
4e19a8b2
Commit
4e19a8b2
authored
Oct 25, 2024
by
Yan Zhaojun
Browse files
Upload New File
parent
aa8444a5
Pipeline
#7082
failed with stage
in 0 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
tests/test_straylight.py
0 → 100644
View file @
4e19a8b2
"""
Identifier: mci_sim/tests/test_straylight.py
Name: test_straylight.py
Description: Test straylight sim.
Author: Zhaojun Yan
Created: 2024-04-09
Modified-History:
2024-04-09, Zhaojun Yan, created
"""
import
unittest
import
os
import
sys
import
faulthandler
from
csst_mci_sim
import
straylight
as
stl
class
TestDemoFunction
(
unittest
.
TestCase
):
def
test_straylight
(
self
):
"""
Aim
---
Test straylight sim function: .
Criteria
--------
Pass if the demo function returns `1`.
Details
-------
The demo function returns the length of the input argument list.
This case aims to test whether the demo function returns `1` if input is `None`.
"""
faulthandler
.
enable
()
# demo function test
dir_path
=
os
.
path
.
join
(
os
.
environ
[
'UNIT_TEST_DATA_ROOT'
],
'mci_sim/'
)
print
(
dir_path
)
# 获取当前工作目录
# current_path = os.getcwd()
# print("当前路径:", current_path)
time_jd
=
2460417.59979167
x_sat
=
-
4722.543136
y_sat
=
-
1478.219213
z_sat
=
4595.402769
ra
=
116.18081536720157
dec
=
39.42316681016602
straylight0
=
stl
.
stray_light
(
dir_path
,
time_jd
,
x_sat
,
y_sat
,
z_sat
,
ra
,
dec
)
self
.
assertEqual
(
1
,
1
,
"case 1: test_straylight passes."
,
)
#############################################
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment