Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csst-sims
csst_mci_sim
Commits
5dc72150
Commit
5dc72150
authored
Apr 14, 2024
by
Yan Zhaojun
Browse files
test
parent
8112e880
Pipeline
#4023
failed with stage
in 0 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
csst_mci_sim/csst_mci_sim.py
View file @
5dc72150
...
...
@@ -1494,7 +1494,8 @@ class MCIsimulator():
self
.
_createEmpty
()
for
key
,
value
in
self
.
information
.
items
():
self
.
log
.
info
(
'%s = %s'
%
(
key
,
value
))
###########################################################################
...
...
@@ -5595,6 +5596,8 @@ def runMCIsim(sourcein,configfile,dir_path,iLoop):
print
(
'Simulation iLoop = '
,
iLoop
)
print
(
'路径Test:dir_path'
,
dir_path
)
# opts, args = processArgs()
# opts.configfile=configfile
...
...
@@ -5607,7 +5610,7 @@ def runMCIsim(sourcein,configfile,dir_path,iLoop):
sim
[
iLoop
].
information
[
'dir_path'
]
=
dir_path
print
(
'sim.information dir_path'
,
dir_path
)
sim
[
iLoop
].
simulate
(
iLoop
)
...
...
@@ -5623,3 +5626,5 @@ def runMCIsim(sourcein,configfile,dir_path,iLoop):
# cal_Filter_PSF(wfetimes)
# print('finish calculate filter PSF...')
for
key
,
value
in
self
.
information
.
items
():
self
.
log
.
info
(
'%s = %s'
%
(
key
,
value
))
\ No newline at end of file
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment