Commit dcedbba4 authored by Yan Zhaojun's avatar Yan Zhaojun
Browse files

test

parent 03beac41
Loading
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -11,7 +11,7 @@ Modified-History:

import unittest
import os
from csst_mci_sim import mci_sim
from csst_mci_sim import csst_mci_sim

import sys

@@ -42,7 +42,7 @@ class TestDemoFunction(unittest.TestCase):
        sourcein = 'SCI'
        print(configfile)
                
        mci_sim.runMCIsim(sourcein,  configfile, dir_path, 1)
        csst_mci_sim.runMCIsim(sourcein,  configfile, dir_path, 1)
        self.assertEqual(
            1 , 1,
            "case 1: SCI sim passes.",