Skip to content
GitLab
Commit dcedbba4 authored by Yan Zhaojun's avatar Yan Zhaojun
Browse files

test

parent 03beac41
develop master
No related merge requests found
Pipeline #3996 passed with stage
in 0 seconds
Show whitespace changes
Inline Side-by-side
Showing
with 2 additions and 2 deletions
+2 -2
tests/test_mci_sim.py
+ 2
- 2
View file @ dcedbba4
......@@ -11,7 +11,7 @@ Modified-History:
import unittest
import os
from csst_mci_sim import mci_sim
from csst_mci_sim import csst_mci_sim
import sys
......@@ -42,7 +42,7 @@ class TestDemoFunction(unittest.TestCase):
sourcein = 'SCI'
print(configfile)
mci_sim.runMCIsim(sourcein, configfile, dir_path, 1)
csst_mci_sim.runMCIsim(sourcein, configfile, dir_path, 1)
self.assertEqual(
1 , 1,
"case 1: SCI sim passes.",
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment