Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csst-sims
csst_mci_sim
Commits
dcedbba4
Commit
dcedbba4
authored
Apr 13, 2024
by
Yan Zhaojun
Browse files
test
parent
03beac41
Pipeline
#3996
passed with stage
in 0 seconds
Changes
1
Pipelines
1
Show whitespace changes
Inline
Side-by-side
tests/test_mci_sim.py
View file @
dcedbba4
...
...
@@ -11,7 +11,7 @@ Modified-History:
import
unittest
import
os
from
csst_mci_sim
import
mci_sim
from
csst_mci_sim
import
csst_
mci_sim
import
sys
...
...
@@ -42,7 +42,7 @@ class TestDemoFunction(unittest.TestCase):
sourcein
=
'SCI'
print
(
configfile
)
mci_sim
.
runMCIsim
(
sourcein
,
configfile
,
dir_path
,
1
)
csst_
mci_sim
.
runMCIsim
(
sourcein
,
configfile
,
dir_path
,
1
)
self
.
assertEqual
(
1
,
1
,
"case 1: SCI sim passes."
,
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment